Tagged articles
23 articles
Page 1 of 1
Deepin Linux
Deepin Linux
May 3, 2026 · Backend Development

Master Lock‑Free Queues: Unlock the Core of High‑Concurrency Programming

This article demystifies lock‑free queues by explaining their low‑level implementation, atomic operations, memory barriers, and the four SPSC/MPMC models, while also covering ABA problems, false sharing avoidance, and practical C++ code examples to help developers truly understand high‑concurrency fundamentals.

CCASMPMC
0 likes · 44 min read
Master Lock‑Free Queues: Unlock the Core of High‑Concurrency Programming
Architecture & Thinking
Architecture & Thinking
Dec 8, 2025 · Backend Development

Master Flash Sale Systems: Backend Strategies for Millions of Requests

This article explains the unique challenges of flash‑sale systems—massive, short‑lived traffic spikes—and presents practical backend optimizations such as front‑end request filtering, Redis‑based atomic counters, streaming queues, safe database updates, and unit‑level isolation for global deployments.

System Designatomic operationsbackend optimization
0 likes · 8 min read
Master Flash Sale Systems: Backend Strategies for Millions of Requests
Deepin Linux
Deepin Linux
Mar 30, 2025 · Fundamentals

Understanding Linux Kernel Synchronization Mechanisms

This article explains how the Linux kernel ensures safe concurrent access to shared resources through various synchronization mechanisms such as atomic operations, spinlocks, mutexes, read‑write locks, and semaphores, illustrating their concepts, APIs, and practical usage with code examples.

KernelSpinlockatomic operations
0 likes · 42 min read
Understanding Linux Kernel Synchronization Mechanisms
Java Captain
Java Captain
Feb 9, 2025 · Backend Development

Using Lua Scripts in Spring Boot with Redis for Performance and Atomic Operations

This article explains how to integrate Lua scripts into Spring Boot applications with Redis, covering Lua fundamentals, advantages of Lua in Redis, practical use cases, step‑by‑step implementation in Spring Boot, performance optimizations, error handling, security considerations, and best practices for reliable backend development.

BackendLuaSpring Boot
0 likes · 23 min read
Using Lua Scripts in Spring Boot with Redis for Performance and Atomic Operations
Alibaba Cloud Developer
Alibaba Cloud Developer
Dec 23, 2024 · Backend Development

Unlocking High‑Performance C++ Concurrency: Memory Model, Atomics, and Lock‑Free Techniques

This article explains C++11’s memory model and atomic types, demonstrating how lock‑free concurrency, memory ordering, and synchronization primitives such as fences can be used to achieve high‑performance, race‑free multithreaded code for demanding backend systems like game servers.

C++Lock-Free ProgrammingMemory Model
0 likes · 26 min read
Unlocking High‑Performance C++ Concurrency: Memory Model, Atomics, and Lock‑Free Techniques
Architecture & Thinking
Architecture & Thinking
Oct 10, 2024 · Backend Development

How CAS Solves High-Concurrency Consistency Issues and the Hidden ABA Problem

This article examines typical high‑concurrency scenarios such as payment processing, online ordering, and cross‑bank transfers, introduces the Compare‑and‑Swap (CAS) approach to ensure strong consistency, explains the ABA problem it can cause, and presents application‑level and data‑layer strategies—including versioning and SQL examples—to mitigate it.

ABA problemCASDistributed Transactions
0 likes · 9 min read
How CAS Solves High-Concurrency Consistency Issues and the Hidden ABA Problem
Deepin Linux
Deepin Linux
Sep 26, 2024 · Fundamentals

Understanding CPU Cache Hierarchy, Write‑Back Strategy, and Memory Ordering in Multithreaded Programming

This article explains the structure and operation of modern CPU multi‑level caches, the write‑back caching policy, cache‑coherence mechanisms, atomic operations, and various memory‑ordering models in C++ multithreaded programs, providing detailed concepts, hardware and software solutions, and practical code examples.

C++atomic operationsmemory ordering
0 likes · 32 min read
Understanding CPU Cache Hierarchy, Write‑Back Strategy, and Memory Ordering in Multithreaded Programming
IT Services Circle
IT Services Circle
May 16, 2024 · Fundamentals

Thread Safety Explained: Private vs Shared Resources and Practical Guidelines

This article demystifies thread safety by comparing private and shared resources, defining when code is thread‑safe, illustrating common pitfalls with C/C++ examples, and presenting practical techniques such as using thread‑local storage, read‑only globals, atomic operations, and synchronization to write reliable multithreaded programs.

atomic operationsmultithreadingshared resources
0 likes · 16 min read
Thread Safety Explained: Private vs Shared Resources and Practical Guidelines
OPPO Kernel Craftsman
OPPO Kernel Craftsman
Dec 29, 2023 · Fundamentals

Overview of Linux Kernel Synchronization Mechanisms: Atomic Operations, Spinlocks, Semaphores, and Mutexes

The article systematically explains Linux kernel synchronization primitives—from basic atomic operations through queued spinlocks, counting semaphores, and sleeping mutexes to read‑write semaphores and per‑CPU variants—detailing their underlying data structures, memory‑barrier semantics, and the fast‑path and slow‑path acquisition and release APIs.

Linux kernelSpinlockSynchronization
0 likes · 13 min read
Overview of Linux Kernel Synchronization Mechanisms: Atomic Operations, Spinlocks, Semaphores, and Mutexes
Spring Full-Stack Practical Cases
Spring Full-Stack Practical Cases
Oct 5, 2023 · Backend Development

Mastering Java Unsafe: Low-Level Memory Tricks and Atomic Operations

This article introduces Java's sun.misc.Unsafe class, explains its memory, CAS, thread, class, and object manipulation APIs, shows how to obtain an Unsafe instance, and provides practical code examples for low‑level operations such as field offsets, compare‑and‑swap, object allocation, and custom atomic counters.

Javaatomic operationsconcurrency
0 likes · 9 min read
Mastering Java Unsafe: Low-Level Memory Tricks and Atomic Operations
ITPUB
ITPUB
Feb 7, 2023 · Backend Development

How Redis Enables Ultra‑Fast Flash Sale Handling

This article explains why Redis is essential for flash‑sale (秒杀) systems, detailing the load characteristics, the three sale phases, stock‑checking and decrement strategies, atomic operations, distributed locks, data modeling, and practical deployment recommendations for high‑concurrency back‑end services.

atomic operationsdistributed-lockflash sale
0 likes · 11 min read
How Redis Enables Ultra‑Fast Flash Sale Handling
JavaEdge
JavaEdge
Jan 25, 2023 · Backend Development

How Redis Powers High‑Concurrency Flash Sales (秒杀)

This article explains why Redis is essential for flash‑sale systems, detailing load characteristics, the three sale phases, Redis features such as high concurrency and atomic operations, and practical implementations using Lua scripts and distributed locks to ensure safe stock checking and deduction.

Backend Developmentatomic operationsdistributed-lock
0 likes · 12 min read
How Redis Powers High‑Concurrency Flash Sales (秒杀)
MaGe Linux Operations
MaGe Linux Operations
Jun 30, 2022 · Fundamentals

How x86 and ARM Achieve Atomic Operations: LOCK Prefix and Exclusive Access

This article explains which instruction sets support atomic operations, detailing the principles behind x86’s LOCK prefix and ARM’s exclusive load/store mechanisms, illustrating how single‑processor and SMP systems handle atomicity, and showing Linux kernel implementations for atomic increment and compare‑and‑swap.

ARMInstruction Setatomic operations
0 likes · 11 min read
How x86 and ARM Achieve Atomic Operations: LOCK Prefix and Exclusive Access
Code Ape Tech Column
Code Ape Tech Column
May 17, 2022 · Fundamentals

Understanding Compare‑And‑Swap (CAS), Its Mechanisms, and Common Pitfalls

This article explains the fundamentals of the compare‑and‑swap (CAS) atomic primitive, how CPUs guarantee its atomicity through bus and cache locking, illustrates a Java spin‑lock implementation using CAS, and discusses typical issues such as single‑variable limitation, long spin times, and the ABA problem with mitigation strategies.

ABA problemCASJava
0 likes · 9 min read
Understanding Compare‑And‑Swap (CAS), Its Mechanisms, and Common Pitfalls
Sohu Tech Products
Sohu Tech Products
Jun 2, 2021 · Fundamentals

Low‑Level Atomic Operations (SE‑0282) – Swift Atomics Overview

This article presents a comprehensive translation of the Swift Evolution proposal SE‑0282, detailing the design and implementation of low‑level atomic operations, memory orderings, and related types such as UnsafeAtomic and UnsafeAtomicLazyReference, providing examples and discussing integration with Swift’s concurrency model.

Swiftatomic operationsconcurrency
0 likes · 57 min read
Low‑Level Atomic Operations (SE‑0282) – Swift Atomics Overview
21CTO
21CTO
Jan 12, 2021 · Fundamentals

How to Build a Lock‑Free Queue Using CAS: Step‑by‑Step Guide

This article explains the fundamentals of lock‑free queues, covering CAS and other atomic operations, detailed enqueue and dequeue implementations, the ABA problem and its solutions, as well as array‑based lock‑free queue designs, providing code examples and practical insights.

ABA problemCASatomic operations
0 likes · 15 min read
How to Build a Lock‑Free Queue Using CAS: Step‑by‑Step Guide
OPPO Kernel Craftsman
OPPO Kernel Craftsman
Aug 14, 2020 · Fundamentals

Linux Kernel Synchronization: Atomics, Spinlocks, Semaphores & Mutexes

This article explains the core synchronization mechanisms used in modern Linux kernels—including atomic operations, spinlocks, semaphores, and mutexes—detailing their definitions, underlying implementations, API usage, performance characteristics, and appropriate usage scenarios across different execution contexts such as process, interrupt, and soft‑interrupt contexts.

Linux kernelOperating SystemSpinlock
0 likes · 12 min read
Linux Kernel Synchronization: Atomics, Spinlocks, Semaphores & Mutexes
ITPUB
ITPUB
Sep 12, 2016 · Fundamentals

How Linux Guarantees Atomic Operations on ARM: Inside LDREX/STREX Mechanism

This article examines the Linux kernel’s implementation of atomic variables on ARM architectures, detailing how the LDREX and STREX instructions provide atomicity in both UP and SMP systems, analyzing source code from arch/arm/include/asm/atomic.h, and illustrating various concurrency scenarios with diagrams and step‑by‑step explanations.

ARMLDREXSTREX
0 likes · 10 min read
How Linux Guarantees Atomic Operations on ARM: Inside LDREX/STREX Mechanism