OPPO Kernel Craftsman
Mar 11, 2022 · Operations
Bus DCVS: Dynamic Clock and Voltage Scaling for DDR Bandwidth Management in Modern SoCs
BUS DCVS dynamically scales DDR bus frequency and voltage using bandwidth‑monitor (bw_hwmon) and memory‑latency (memlat) governors within the Linux devfreq framework, aggregating votes from CPU, GPU, and other masters to balance performance and power across varied workloads such as audio playback and high‑definition video streaming.
Bus DCVSDDR bandwidthDynamic Voltage Scaling
0 likes · 11 min read