UFS File-Based Optimization (FBO) Standard and Its Controversial Linux Kernel Patch

JEDEC’s new UFS File‑Based Optimization (FBO) 1.0 standard defines an interface for host‑device communication to defragment file‑related LBA ranges, but a Xiaomi engineer’s Linux kernel patch implementing it was sharply criticized by kernel veteran Christoph Hellwig as impractical and unrelated to the kernel.

File-Based OptimizationJEDECLinux kernel

0 likes · 4 min read

UFS File-Based Optimization (FBO) Standard and Its Controversial Linux Kernel Patch

Architects' Tech Alliance

Dec 1, 2021 · Fundamentals

Understanding DRAM: Evolution, Architecture, and Future Trends

This article provides a comprehensive overview of DRAM technology, covering its historical evolution, JEDEC compatibility standards, architectural fundamentals, various DDR generations, GDDR variants, and the different DIMM implementations such as UDIMM, RDIMM, and FB‑DIMM, while highlighting current design challenges and future directions.

DDRDIMMDRAM

0 likes · 11 min read

Understanding DRAM: Evolution, Architecture, and Future Trends

Architects' Tech Alliance

Nov 9, 2021 · Industry Insights

Decoding DDR, LPDDR, and GDDR: A Complete Guide to JEDEC Memory Standards

This article explains the three JEDEC DRAM categories—Standard DDR, Mobile DDR (LPDDR), and Graphics DDR (GDDR/HBM)—detailing their architectures, performance characteristics, power requirements, and typical application domains such as servers, mobile devices, AI, and high‑throughput graphics.

DDRGDDRHBM

0 likes · 12 min read

Decoding DDR, LPDDR, and GDDR: A Complete Guide to JEDEC Memory Standards

Architects' Tech Alliance

Sep 15, 2020 · Fundamentals

Overview of DDR5 DRAM Features, Benefits, and Design Challenges

The article provides a comprehensive technical overview of DDR5 DRAM, detailing its higher data rates, lower voltage, increased density, new reliability features such as on‑die ECC and DCA, the design challenges it introduces, and its relevance for servers, cloud, and consumer devices.

DDR5DRAMECC

0 likes · 7 min read

Overview of DDR5 DRAM Features, Benefits, and Design Challenges

OPPO Kernel Craftsman

Mar 6, 2020 · Fundamentals

eMMC (embedded MultiMediaCard) Technical Overview: Architecture, Registers, and Performance Comparison

eMMC is an embedded flash storage standard defined by JEDEC that integrates NAND flash, a controller with FTL, and an 8‑bit parallel interface, offering small size, low power, and high capacity, with defined working modes, six configuration registers, and performance advantages over raw NAND, MMC, and UFS.

FTLJEDECNAND Flash

0 likes · 9 min read

eMMC (embedded MultiMediaCard) Technical Overview: Architecture, Registers, and Performance Comparison