BestHub
Sign in
Tag

SoC Design

0 views collected around this technical thread.

Architects' Tech Alliance
Architects' Tech Alliance
Jan 31, 2023 · Fundamentals

Key Changes and Design Optimizations in PCIe 6.0 for High‑Performance SoC Development

The article explains the major technical changes introduced by PCIe 6.0—including PAM‑4 signaling, FLIT mode, and wider PIPE data paths—analyzes their impact on SoC design, and presents optimization techniques such as relaxed ordering, multi‑interface scaling, and small‑packet handling to achieve high‑performance 64 GT/s operation.

FLIT modeHigh-Speed InterfacesPAM4
0 likes · 12 min read
Key Changes and Design Optimizations in PCIe 6.0 for High‑Performance SoC Development
Architects' Tech Alliance
Architects' Tech Alliance
Mar 16, 2021 · Fundamentals

Power‑Saving Techniques for PCI Express IP in SoC Designs

This article explains three power‑saving techniques—clock gating, power gating, and protocol‑level power management—for PCI Express IP in system‑on‑chip designs, detailing their impact on dynamic and static power, implementation challenges, and how designers can achieve high energy efficiency while meeting fast recovery requirements.

Clock GatingPCI ExpressSoC Design
0 likes · 13 min read
Power‑Saving Techniques for PCI Express IP in SoC Designs