Tagged articles

AI Accelerators

11 articles · Page 1 of 1

Oct 19, 2026 · Industry Insights

Server CPU & AI Accelerator Market Shift: ARM Surges, x86 Retreats, Custom Silicon Challenges Nvidia

Bank of America research projects the server CPU market will grow from $35B to $210B by 2030, with ARM capturing 47% share while Intel falls to 22%; AI accelerator deployments will quadruple to 55.7 GW, but Nvidia's share erodes as hyperscalers deploy custom ASICs like TPU, Trainium, and Maia.

AI AcceleratorsARM ArchitectureCustom ASICs

0 likes · 8 min read

Server CPU & AI Accelerator Market Shift: ARM Surges, x86 Retreats, Custom Silicon Challenges Nvidia

Architects' Tech Alliance

Oct 3, 2026 · Industry Insights

BofA 2030 Forecast: ARM Overtakes x86 in Server CPUs as Custom Silicon Erodes Nvidia's AI Accelerator Dominance

Bank of America research projects the server CPU market will grow from $35B to $211B by 2030, with ARM architectures capturing 47% combined share as Intel falls to 22%, while AI accelerator deployments surge from 13 GW to 56 GW with Nvidia's share diluted by hyperscaler custom chips like Google TPU, AWS Trainium, and Microsoft Maia.

AI AcceleratorsARMBank of America

0 likes · 8 min read

BofA 2030 Forecast: ARM Overtakes x86 in Server CPUs as Custom Silicon Erodes Nvidia's AI Accelerator Dominance

21CTO

Sep 29, 2026 · Industry Insights

AMD Acquires World Labs for $8.2B, Fei-Fei Li Named Chief Scientist

AMD announced an $8.2 billion all-stock acquisition of World Labs, the AI startup founded by Fei-Fei Li, to integrate its 3D world model technology and research team, aiming to strengthen end-to-end hardware-software integration and compete with Nvidia in the data center AI accelerator market.

AI AcceleratorsAMDFei-Fei Li

0 likes · 6 min read

AMD Acquires World Labs for $8.2B, Fei-Fei Li Named Chief Scientist

Architects' Tech Alliance

Sep 10, 2026 · Artificial Intelligence

Google TPU v8 Deep Dive: Dual-Chip Strategy for Training vs. Inference

Google's eighth-generation TPU introduces two specialized chips: TPU 8t with 3D Torus, 9,600-chip pods, 2PB shared HBM, and SparseCore for massive pre-training, and TPU 8i with Boardfly topology, 1,152-chip pods, CAE, and high HBM bandwidth for low-latency Agentic AI inference.

3D TorusAI AcceleratorsAgentic AI

0 likes · 10 min read

Google TPU v8 Deep Dive: Dual-Chip Strategy for Training vs. Inference

Architects' Tech Alliance

Jul 15, 2026 · Industry Insights

Will ASICs Overtake GPUs? How AWS and Google Are Set to Win

The article forecasts ASIC shipments reaching 7.7 million units in 2026 (45% market share) and surpassing GPUs by 2027 (58% share), analyzes TSMC's CoWoS capacity growth, details AWS's Nitro‑Graviton‑Trainium roadmap and network redesign, examines Google's TPU v1‑v8 evolution, and compares Alibaba's Pingtouge chips and revenue impacts across the cloud AI market.

AI AcceleratorsASICAWS

0 likes · 11 min read

Will ASICs Overtake GPUs? How AWS and Google Are Set to Win

Machine Heart

May 30, 2026 · Artificial Intelligence

Why Do GPUs, FPGAs, and Carbon‑Based Brains Take Different Paths Under the Same Physical Laws?

Reiner Pope explains how the physical limits of logic gates, data movement costs, low‑precision arithmetic scaling, and clock synchronization shape the divergent architectures of GPUs, FPGAs, and emerging carbon‑based AI processors.

AI AcceleratorsSystolic Arrayhardware architecture

0 likes · 8 min read

Why Do GPUs, FPGAs, and Carbon‑Based Brains Take Different Paths Under the Same Physical Laws?

Architects' Tech Alliance

May 25, 2026 · Industry Insights

Why China’s GPU Industry Can’t Leapfrog and How Domestic Makers Survive

The Chinese GPU market, valued at 1.546 trillion CNY in 2024 and projected to grow over 30% annually, is reshaping as domestic firms like Huawei, Wallin, and Moore Thread adopt 7nm chiplet designs to challenge Nvidia's dominance, while grappling with software ecosystem gaps and supply‑chain constraints.

AI AcceleratorsChinaChiplet

0 likes · 10 min read

Why China’s GPU Industry Can’t Leapfrog and How Domestic Makers Survive

Architects' Tech Alliance

Apr 25, 2026 · Artificial Intelligence

Google’s 8th‑Gen TPU Splits Training and Inference – A Direct Challenge to Nvidia’s One‑Chip Dominance

At Next 2026 Google unveiled the 8th‑generation TPU, separating training and inference into two dedicated chips—TPU 8t with 121 ExaFLOPS for massive models and TPU 8i with ultra‑low latency memory—while boosting performance, efficiency, and ecosystem support, signaling a shift toward specialized AI hardware and intensifying competition with Nvidia.

AI AcceleratorsAI HardwareGoogle TPU

0 likes · 9 min read

Google’s 8th‑Gen TPU Splits Training and Inference – A Direct Challenge to Nvidia’s One‑Chip Dominance

Linux Code Review Hub

Apr 7, 2024 · Industry Insights

A Decade of RDMA: Lessons Learned from Protocol Evolution

The article reviews ten years of RDMA development, tracing its origins, the rise and pitfalls of RoCEv1/v2, alternative approaches like iWARP and Cisco usNIC, and recent modernizations such as AWS SRD, Google Falcon and UltraEthernet, highlighting why protocol design choices have repeatedly stalled industry progress.

AI AcceleratorsData Center NetworkingRDMA

0 likes · 27 min read

A Decade of RDMA: Lessons Learned from Protocol Evolution

Architects' Tech Alliance

Aug 10, 2022 · Industry Insights

FPGA vs ASIC: In‑Depth Technical Comparison for AI and High‑Performance Computing

This article provides a detailed, line‑by‑line analysis of a chart comparing FPGA and ASIC across dimensions such as upfront costs, unit cost, time‑to‑market, performance, power consumption, field updates, density, design flow, granularity, verification needs, upgrade paths, and additional features, helping engineers decide which technology best fits their high‑performance AI workloads.

AI AcceleratorsASICFPGA

0 likes · 12 min read

FPGA vs ASIC: In‑Depth Technical Comparison for AI and High‑Performance Computing

Architects' Tech Alliance

Oct 14, 2019 · Industry Insights

From ECU CPUs to ASICs: The Evolution of Automotive Chips for Autonomous Driving

This article traces the development of automotive electronic control units from early CPU‑centric ECUs to centralized domain controllers, examines the rise of GPU‑based AI accelerators for assisted driving, and explains why ASICs are expected to dominate future autonomous‑driving chips, while profiling key industry players and their strategies.

AI AcceleratorsASICAutonomous Driving

0 likes · 21 min read

From ECU CPUs to ASICs: The Evolution of Automotive Chips for Autonomous Driving