Tagged articles
8 articles
Page 1 of 1
Architects' Tech Alliance
Architects' Tech Alliance
Feb 11, 2024 · Fundamentals

Overview of Modern Processor Instruction Set Architectures: x86, ARM, and RISC‑V

This article provides a comprehensive overview of contemporary processor instruction set architectures, comparing CISC‑based x86 with RISC‑based ARM and RISC‑V, discussing their design philosophies, historical evolution, advantages, disadvantages, and the current landscape of domestic and international CPU development.

ARMCISCInstruction Set Architecture
0 likes · 14 min read
Overview of Modern Processor Instruction Set Architectures: x86, ARM, and RISC‑V
Architects' Tech Alliance
Architects' Tech Alliance
Jun 19, 2022 · Fundamentals

Introduction to the RISC‑V Open Instruction Set Architecture

This article provides a comprehensive overview of RISC‑V, covering its open‑source ISA philosophy, historical development, RISC versus CISC design trade‑offs, modular extensions, basic integer instruction set, register file, common extensions such as M, F, D, C, and examples of commercial implementations, illustrating why RISC‑V has become a leading architecture for modern processors.

HardwareInstruction Set ArchitectureOpen ISA
0 likes · 10 min read
Introduction to the RISC‑V Open Instruction Set Architecture
Architects' Tech Alliance
Architects' Tech Alliance
Jan 24, 2021 · Fundamentals

RISC‑V Instruction Set Architecture: Background, Technical Features, Ecosystem, and Industry Applications

The article provides a comprehensive overview of RISC‑V, covering its origins amid trade‑war pressures, open‑source technical characteristics, growing global and Chinese ecosystem, comparisons with ARM and x86, and its emerging role in low‑power, customizable chips for IoT and AI applications.

AIChip DesignInstruction Set Architecture
0 likes · 10 min read
RISC‑V Instruction Set Architecture: Background, Technical Features, Ecosystem, and Industry Applications
Architects' Tech Alliance
Architects' Tech Alliance
Jan 18, 2021 · Fundamentals

RISC‑V: A Lightweight Instruction Set for the Heterogeneous IoT Era

The article introduces three major instruction‑set families—CISC (x86), RISC (ARM) and the ultra‑lightweight RISC‑V—explaining how RISC‑V, as the fifth‑generation RISC architecture, balances data throughput and speed, making it an ideal, self‑controlled solution for China’s AI and IoT development despite its still‑growing ecosystem.

AIInstruction Set ArchitectureIoT
0 likes · 2 min read
RISC‑V: A Lightweight Instruction Set for the Heterogeneous IoT Era
Architects' Tech Alliance
Architects' Tech Alliance
Aug 16, 2020 · Fundamentals

Overview of Recent IT Hot Topics: Docker Service Terms, ARM Acquisition, and the Chinese Domestic CPU Landscape

The article reviews three major IT events—Docker's new service terms restricting entities on the US Commerce Department list, Nvidia's potential ARM acquisition and its impact on AI and supercomputing, and Intel's latest CPU and GPU technologies—while also explaining CPU fundamentals, CISC vs. RISC architectures, and the current state of China's domestic processor industry.

ARMCPUDomestic CPUs
0 likes · 12 min read
Overview of Recent IT Hot Topics: Docker Service Terms, ARM Acquisition, and the Chinese Domestic CPU Landscape