BestHub
Sign in
Tagged articles
8 articles
Page 1 of 1
Linux Code Review Hub
Linux Code Review Hub
Jan 30, 2024 · Fundamentals

Understanding ARMv8 Virtualization Architecture: Exception Levels, Stage‑2 Translation, and Hypervisor Features

This article explains the ARMv8 virtualization architecture, covering its core characteristics, exception levels, Stage‑2 address translation, MMIO emulation, SMMU handling, trap‑and‑emulate mechanisms, virtual interrupts, generic timer virtualization, host extensions, nested virtualization, and the associated performance overheads.

ARMv8Exception LevelsNested Virtualization
0 likes · 24 min read
Understanding ARMv8 Virtualization Architecture: Exception Levels, Stage‑2 Translation, and Hypervisor Features
Architects' Tech Alliance
Architects' Tech Alliance
Apr 15, 2023 · Fundamentals

ARMv8‑A AArch64 Architecture Overview and Virtualization Support

This article provides a comprehensive overview of the ARMv8‑A architecture, detailing its two execution states (AArch64 and AArch32), register sets, exception levels, instruction sets, key features, and the mechanisms that enable virtualization such as hypervisor operation at EL2, stage‑2 address translation, VMID handling, and device emulation through SMMU.

ARMv8Exception LevelsStage‑2 Translation
0 likes · 20 min read
ARMv8‑A AArch64 Architecture Overview and Virtualization Support
Open Source Linux
Open Source Linux
Mar 13, 2023 · Fundamentals

What Makes ARMv8 Architecture Powerful? A Deep Dive into 64‑Bit Features

This article provides a comprehensive overview of the ARMv8 architecture, detailing its 32‑bit and 64‑bit execution states, backward compatibility, key enhancements such as larger register pools and address spaces, and the specific characteristics of ARMv8‑A processors like Cortex‑A53, A57, and A73.

64-bitARMv8aarch64
0 likes · 16 min read
What Makes ARMv8 Architecture Powerful? A Deep Dive into 64‑Bit Features
OPPO Kernel Craftsman
OPPO Kernel Craftsman
Apr 30, 2020 · Fundamentals

Detailed Explanation of ARMv8 Exception Handling Process

The article provides a thorough walkthrough of ARMv8 exception handling, describing the four exception levels (EL0‑EL3) and their dedicated stack and status registers, distinguishing synchronous and asynchronous faults, and detailing the vector table, entry routine, ESR‑based type decoding, handling steps such as do_mem_abort, and context restoration, illustrated with a Data Abort case.

ARMv8ELRESR
0 likes · 10 min read
Detailed Explanation of ARMv8 Exception Handling Process
Huawei Cloud Developer Alliance
Huawei Cloud Developer Alliance
Apr 21, 2020 · Fundamentals

Understanding ARMv8‑A Execution States: AArch64 vs AArch32

This article explains the two execution states of the ARMv8‑A architecture—AArch64 (64‑bit) and AArch32 (32‑bit)—detailing their supported register widths, instruction sets, exception models, virtual memory architecture, and programmer models, and highlights the key differences and transition mechanisms between them.

AArch32ARMv8CPU architecture
0 likes · 5 min read
Understanding ARMv8‑A Execution States: AArch64 vs AArch32