1 views collected around this technical thread.
This article explains the fundamental role of CPU cache in bridging the speed gap between processors and memory, covering cache hierarchy, locality principles, write policies, coherence protocols, and practical code optimizations such as data alignment and loop restructuring to improve performance.
High Bandwidth Memory (HBM) is a DRAM technology that uses stacked chips, TSV, and micro‑bump interconnects to deliver ultra‑high data rates, lower power consumption, and compact form factor, addressing the bandwidth, latency, power, space, thermal, and complexity challenges of traditional 2D memory in GPUs, AI, HPC, and data‑center workloads.
This article explains the physical structure of computer memory modules, interpreting label strings such as "2R*8" to describe ranks and chip bit-width, and details how chips, banks, and matrix cells are organized to support burst I/O and cache lines.
This article provides a comprehensive overview of Computing‑in‑Memory technology, covering its definition, historical evolution, performance advantages over traditional von Neumann architectures, various technical classifications, storage‑media choices, market drivers, and its pivotal role in AI and big‑data workloads across edge, cloud and automotive domains.
This article explains the NAND Flash production flow, hierarchical structure from wafer to cell, and critical performance indicators such as endurance, data retention, bit error rates, and factors influencing SSD lifespan, providing a comprehensive overview for storage engineers and designers.
The article traces the development of SSD technology—from early SATA and SAS drives through PCIe and NVMe standards—explains Intel Optane's impact, introduces various Storage Class Memory types such as PRAM, ReRAM, MRAM and NRAM, and discusses their current applications and future challenges in high‑performance storage systems.