1 views collected around this technical thread.
This article compares the major CPU instruction set architectures—x86, ARM, and RISC‑V—detailing their design philosophies, evolution, strengths, and weaknesses, while also summarizing recent updates in CPU, GPU, memory, and storage technologies and highlighting the trade‑offs between CISC and RISC approaches.
This article provides an in‑depth overview of Shenwei chips, covering their development history, core technical advantages such as a self‑designed instruction set and high‑performance computing capabilities, the current product line‑up, and their applications in supercomputing, cloud data centers, security, and embedded systems.
This article introduces the basic structure of a general‑purpose CPU used in AI chips, describing the arithmetic‑logic unit (ALU), the different types of registers, and the controller, while also directing readers to extensive AI‑chip technical report collections for deeper study.
This article explains the physical structure of computer memory modules, interpreting label strings such as "2R*8" to describe ranks and chip bit-width, and details how chips, banks, and matrix cells are organized to support burst I/O and cache lines.
This article introduces the Xinchuang (information technology innovation) industry, outlines its hardware components, and provides concise explanations of CPU concepts, instruction sets, GPU architecture and operation, as well as storage classifications, while also linking to related research reports and promotional resources.
The article outlines the major milestones in CPU development—including shrinking process nodes, increasing integration of components, evolving memory controller standards, the progression of PCIe generations, and micro‑architectural enhancements such as larger caches and hybrid core designs—providing a concise historical overview for readers.
This article explains how digital data is stored using memory modules, describing the principles of static SRAM, dynamic DRAM, the role of capacitors and refresh cycles, and how memory controllers manage addressing and integrate with CPUs and caches.
This report analyzes the DDR3 DRAM niche market, highlighting its global size of over $7 billion, the shifting competitive landscape with major players exiting, detailed market share data, technical specifications from SDR to DDR5, and the primary applications across consumer, industrial, and automotive sectors.
This article summarizes the 2022 Chinese server CPU research framework, covering server fundamentals, logical architecture, CPU roles and cost impact, instruction-set classifications (CISC vs RISC), major architectures (x86, ARM, MIPS), the industry value chain, market size trends, and global competitive dynamics across server, desktop, and mobile segments.
This article clarifies common misunderstandings about RISC‑V and open‑source processors by explaining the distinction between instruction set specifications and implementations, the openness of the ISA, commercial versus open‑source micro‑architectures, and the geopolitical aspects of RISC‑V adoption.
The article introduces three major instruction‑set families—CISC (x86), RISC (ARM) and the ultra‑lightweight RISC‑V—explaining how RISC‑V, as the fifth‑generation RISC architecture, balances data throughput and speed, making it an ideal, self‑controlled solution for China’s AI and IoT development despite its still‑growing ecosystem.
This article explains how a host discovers and configures PCIe devices through a depth‑first enumeration process, describes the BDF addressing scheme, and illustrates memory‑mapped I/O interactions such as NVMe command submission using Linux lspci commands.
This article provides a comprehensive overview of network switches, covering their basic concepts, classifications, performance indicators, interface and link methods, virtual LANs, multilayer switching, and product introductions, while also including promotional information for related technical e‑books.
This article provides a detailed overview of optical module technology, explaining basic concepts, packaging types, classifications, and key performance metrics, and includes a download link for additional resources aimed at engineers and students seeking foundational knowledge in fiber‑optic communication components.
This article traces the origins of ARM from its 1978 founding, outlines the evolution of its classic and Cortex processor families, and explains the distinctions among application, real‑time, and microcontroller processors, providing a concise overview of ARM’s product classifications.
The article explains the evolution of DDR memory specifications, distinguishes between advertised Speed (effective frequency) and the underlying core frequency, shows how prefetch and bank‑group techniques amplify performance, and discusses why latency appears to increase despite higher nominal speeds.
This article provides a comprehensive overview of DRAM, Flash (including NOR and NAND), and DDR memory generations, comparing their structures, performance, cost, reliability, ECC handling, and usage scenarios across modern computing systems.