1 views collected around this technical thread.
This article compares the major CPU instruction set architectures—x86, ARM, and RISC‑V—detailing their design philosophies, evolution, strengths, and weaknesses, while also summarizing recent updates in CPU, GPU, memory, and storage technologies and highlighting the trade‑offs between CISC and RISC approaches.
This article explains how modern multiprocessor hardware and compiler optimizations affect program behavior, introduces memory consistency models such as sequential consistency, x86‑TSO, and ARM/POWER weak models, demonstrates their differences with litmus tests, and discusses the DRF‑SC guarantee for data‑race‑free programs.
This guide provides a thorough introduction to x86 assembly language, covering GNU syntax, CPU architecture, registers, instruction formats, data types, memory models, and practical examples with NASM and GNU as, enabling readers to write efficient low‑level code and deepen their understanding of computer systems.
This article introduces x86 assembly language, explaining its historical origins, the role of CPU registers such as EAX and ESP, the heap and downward‑growing stack memory models, and demonstrates basic stack‑frame operations like push, call, mov, add, pop, and ret through a simple compiled example.
The 2024 China server CPU industry overview analyzes the dominance of X86 and ARM ecosystems, presents market size growth from 2018 to 2028, examines competitive advantages of domestic vendors, and discusses policy-driven demand and pricing challenges shaping the domestic CPU market.
The article investigates undocumented x86 opcodes, describing a depth‑first search that uses page‑faults to locate hidden instruction boundaries, and reports finding dozens of executable but undocumented instructions on Intel and AMD CPUs, highlighting potential security risks and the need for vigilant hardware analysis.
This article provides a comprehensive overview of contemporary processor instruction set architectures, comparing CISC‑based x86 with RISC‑based ARM and RISC‑V, discussing their design philosophies, historical evolution, advantages, disadvantages, and the current landscape of domestic and international CPU development.
This article presents a detailed performance comparison of cloud RDS MySQL services across major providers, examining x86 versus ARM architectures, various storage options, and cost‑performance ratios, and concludes with practical recommendations for choosing the most suitable configuration.
This article provides a comprehensive overview of modern processor instruction set architectures, comparing CISC‑based x86 with RISC‑based ARM and RISC‑V, discussing their historical development, design philosophies, advantages, disadvantages, and current market adoption in both domestic and global contexts.
The article analyzes the evolution of cloud computing and the challenges of migrating applications from X86 to ARM architectures, covering cross‑architecture adaptation, virtualization, containerization, cloud‑native practices, language‑specific impacts, and a real‑world case study of the BlueMail platform.
The article explains the fundamental differences between ARM and x86 CPUs, compares RISC and CISC instruction set philosophies, discusses how each architecture balances transistor count, performance, power consumption and cost, and highlights why ARM dominates low‑power devices while x86 remains prevalent in high‑performance computers.
This article examines the fundamental differences between CISC (x86) and RISC CPU architectures, compares global market shares of Intel, AMD, and domestic Chinese processors, and evaluates the performance, ecosystem, and security advantages of leading CPUs such as HaiGuang in various computing scenarios.
This article examines hybrid deployment schemes for distributed databases across X86 and ARM server architectures, detailing cross‑cluster, multi‑data‑center, and single‑data‑center approaches, and discusses their applicability to financial industry workloads, performance testing, and gradual migration strategies.
The article examines three hybrid deployment schemes—cross‑cluster, multi‑data‑center within a cluster, and single‑data‑center within a cluster—for distributed databases running on both X86 and ARM servers, highlighting their technical steps, benefits, and relevance to the financial industry.
The article explains how X86 (CISC) and ARM (RISC) CPU architectures differ in performance goals, power consumption, application domains, instruction set complexity, and market trends, highlighting their respective strengths in servers, PCs, mobile devices, and emerging data‑center workloads.
This article provides a comprehensive overview of China's leading domestic CPU vendors—including HaiGuang, Kunpeng, Loongson, Shenwei, Feiteng, and Zhaoxin—detailing their architectures, performance characteristics, market positioning, and the national initiatives that support their development.
The article provides a comprehensive overview of the role of CPUs and GPGPUs in modern server architectures and AI workloads, discussing hardware fundamentals, instruction set architectures, market trends, and the emerging importance of heterogeneous computing for high‑performance and energy‑efficient processing.
This article summarizes the 2022 Chinese server CPU research framework, covering server fundamentals, logical architecture, CPU roles and cost impact, instruction-set classifications (CISC vs RISC), major architectures (x86, ARM, MIPS), the industry value chain, market size trends, and global competitive dynamics across server, desktop, and mobile segments.
This article explains x86 assembly direct and indirect memory addressing, the meaning of address length, how to use registers like BX for indexed access, and demonstrates loop‑based multiplication with detailed code examples and execution analysis.
The article investigates whether modern x86 CPUs contain undocumented or hidden instructions, explains how to search the instruction space using a depth‑first algorithm that leverages page‑fault side‑effects to determine instruction length, and presents the results of uncovering such hidden opcodes on Intel and AMD processors, highlighting the potential security risks.