0 views collected around this technical thread.
This article compares the major CPU instruction set architectures—x86, ARM, and RISC‑V—detailing their design philosophies, evolution, strengths, and weaknesses, while also summarizing recent updates in CPU, GPU, memory, and storage technologies and highlighting the trade‑offs between CISC and RISC approaches.
This article provides an in‑depth overview of Shenwei chips, covering their development history, core technical advantages such as a self‑designed instruction set and high‑performance computing capabilities, the current product line‑up, and their applications in supercomputing, cloud data centers, security, and embedded systems.
The article explains why software copied between Windows and macOS or between Intel‑based and ARM‑based Macs may or may not run, covering CPU instruction set incompatibility, OS API differences, and the translation or packaging solutions such as Rosetta, Universal Binaries, Wine, compilers, and virtual machines.
This article explains why modern multi‑core CPUs need memory barriers, describes the different kinds of barriers (full, read, write), shows how they are implemented in the Linux kernel and hardware, and illustrates their use in multithreaded and cache‑coherent programming.
This article provides a comprehensive overview of Linux memory barriers, explaining why they are needed for correct ordering of memory operations on modern multi‑core CPUs, describing the different barrier types (read, write, full), their implementation in the kernel and Java, and illustrating their use in synchronization primitives and lock‑free data structures with code examples.
The article provides a detailed technical overview of Huawei's Kunpeng 920 processor, describing its ARM‑based RISC architecture, chip organization, core and cluster layout, security features, IMU management, and the various subsystems such as IO, interrupt, network, SAS, and PCIe.
This article introduces a new book 'Deep Understanding of Linux Processes and Memory' that systematically explains CPU, memory, and process scheduling principles, covering hardware fundamentals, virtual memory, Golang coroutines, container resource management, and performance optimization techniques.
This article explains the Intel Xeon server CPU naming conventions, outlines each generation from Skylake to Sapphire Rapids, and details the internal Mesh interconnect and external UPI bus that enable high‑core counts and multi‑CPU scalability in modern data‑center processors.
This article reviews recent decades of CPU performance improvements and semiconductor process advances, explains current CPU architectures, instruction set evolution, and how these trends influence software development practices, including parallelism, SIMD, multithreading, and power‑efficiency considerations.
The article provides a comprehensive overview of ARM's recent architectural advances—including the flexible EPYC design, the Neoverse platform, AWS Graviton processors, and the security‑focused Armv9 with AI‑optimized SVE2 and Confidential Compute—highlighting their impact on cloud, data‑center and edge computing.
The article explains the fundamental differences between ARM and x86 CPUs, compares RISC and CISC instruction set philosophies, discusses how each architecture balances transistor count, performance, power consumption and cost, and highlights why ARM dominates low‑power devices while x86 remains prevalent in high‑performance computers.
The article examines the rise of chiplet technology, the UCIe interconnect standard, and CXL‑based memory expansion, analyzing technical specifications, scalability challenges of CPU memory channels, and future prospects of CXL 2.0 and 3.0 for server and cloud architectures.
The recent CITIC Bank procurement reveals that ARM servers now dominate Chinese data‑center purchases, accounting for 77% of server spend, while global ARM server share is growing rapidly despite x86's historic dominance, driven by cost, performance‑per‑watt advantages and geopolitical constraints.
Arm’s 2023 processor lineup—Cortex‑X4, A720, and A520—introduces a 15% performance boost, 20‑22% efficiency gains, a 64‑bit‑only Armv9.2 ISA with QARMA3 PAC, larger caches, expanded decode and execution resources, and a DSU120 module supporting up to 14 cores and 32 MiB L3.
This article provides a comprehensive overview of the ARMv8 architecture, describing its 32‑bit (AArch32) and 64‑bit (AArch64) execution states, the benefits of larger registers and address spaces, and detailed specifications of Cortex‑A53, Cortex‑A57, and Cortex‑A73 processors.
Arm's newly unveiled Armv9 architecture, presented at Vision Day, introduces major enhancements across security, artificial intelligence, and scalable vector extensions (SVE2), while outlining a roadmap for future CPUs, performance gains, and the confidential compute architecture that reshapes trust boundaries in modern computing.
The article examines Armv9’s A710, A715, and A510 cores, detailing their microarchitectural tweaks—branch predictor expansion, dispatch width changes, SVE2 support, and 64‑bit‑only design—while highlighting modest performance and energy gains, code‑compatibility shifts, and evolving core‑count configurations in modern Snapdragon and MediaTek SoCs.
Arm's latest Armv9 architecture, unveiled after a decade of Armv8 evolution, introduces major ISA extensions such as SVE2, strengthens security with the Confidential Compute Architecture, adds AI‑focused capabilities, and outlines a roadmap for future CPUs across mobile, server and edge devices.
This article thoroughly explains low‑level function call implementation, covering Intel and AT&T assembly syntax, the evolution of CPU registers from 16‑bit to 64‑bit x86, caller‑ and callee‑saved conventions, stack‑based to register‑based parameter passing, stack frame setup, and assembly representations of control structures.
The article provides a comprehensive technical review of AWS’s Graviton 3 ARM server CPU, detailing its SVE support, branch prediction, front‑end, renamer, execution units, cache hierarchy, and performance comparisons with Neoverse N1, Intel Ice Lake, and AMD Zen 3, while discussing cloud‑centric design trade‑offs.