0 views collected around this technical thread.
The Chinese AI server market is booming, with GPU servers still dominant while non‑GPU accelerators surge, IDC forecasts a compound annual growth above 20% through 2028, and leading vendors such as Inspur, H3C, and emerging Ascend‑based manufacturers reshaping the competitive landscape.
This article explains the essential metrics of AI chips—including TOPS and TFLOPS compute, precision formats like FP16, FP32 and INT8, and the roles of GPUs, ASICs and TPUs—while highlighting how Tensor Cores boost deep‑learning performance and comparing TPU efficiency to CPUs and GPUs.
The article outlines the four evolutionary stages of network adapters—from traditional NICs to SmartNICs, FPGA‑based DPUs, and single‑chip DPU SoCs—explains their hardware features and offload capabilities, and surveys real‑world DPU deployments in AWS Nitro, Nvidia BlueField, Intel IPU, Alibaba Cloud CIPU, and Volcano Engine, highlighting their impact on data‑center performance, cost, and programmability.
The rapidly growing multi‑billion‑dollar AI chip market in 2023 is categorized by architecture (GPGPU, FPGA, ASIC, compute‑in‑memory) and deployment location (cloud, edge, terminal), with Chinese vendors advancing training and inference chips but still lagging behind leading Nvidia products in performance and bandwidth.
This article provides a comprehensive overview of FPGA technology, detailing its programmable logic cells, input/output blocks, switch matrices, historical evolution, flexibility versus ASIC and GPU, memory hierarchy including on‑chip and HBM2e, and the benefits of Network‑on‑Chip architectures for performance, power and design modularity.
The 2022 DPU Development Analysis Report outlines the evolution of Data Processing Units from CPU/NP and FPGA‑CPU architectures to ASIC‑CPU designs, discusses RDMA high‑speed networking, data‑plane forwarding techniques, network programmability, and the emerging open DPU software ecosystem, highlighting their performance, power, and cost implications for modern data centers.
The article provides a comprehensive overview of AI chip technology, describing the dependence on mathematical models and semiconductor integration, classifying chips by architecture (GPU, FPGA, ASIC, SoC, brain‑like), deployment (cloud, edge, terminal), and outlining current challenges, market trends, and future research directions such as in‑memory and neuromorphic computing.
The article provides a comprehensive overview of AI chips—including GPUs, FPGAs, and ASICs—their architectural distinctions, cloud and edge deployment models, market dynamics in China, and key application scenarios such as autonomous driving, smart security, and IoT devices.
This article provides a comprehensive overview of ASIC chips, detailing their classifications—including full‑custom, semi‑custom, and programmable ASICs—along with their structural components, advantages, disadvantages, major product examples, and emerging market trends in AI and other smart devices.
The 2021 China Integrated Circuit Market Research Report analyzes recent three‑year trends, showing rising shares for MPU and logic chips, declining DRAM, stable analog and MCU, while detailing the market positions, growth rates, and challenges of CPU, GPU, FPGA, ASIC, and flash storage technologies.
The article explains how artificial intelligence relies on algorithms, compute and data, compares engineering and simulation methods, and details the roles, architectures, performance and energy characteristics of GPUs, FPGAs, and ASICs as the primary hardware accelerators for modern deep‑learning applications.
The article reviews the historical shift from CPU‑based ECUs to GPU‑centric and ASIC‑centric automotive processors, analyzes current GPU dominance, examines key industry players, and discusses why ASICs are expected to become the primary solution for future autonomous‑driving chips.
This article examines how computing power has become a key production factor, detailing the shift from traditional CPUs and GPUs to specialized processors like DPUs, and explores emerging paradigms such as in‑memory, near‑memory, and edge computing that reshape data‑center architectures.
The article outlines the classification of AI chips—including CPU, GPU, FPGA, and ASIC—explains FPGA's semi‑custom nature, its advantages over fully custom ASICs, and highlights its key applications in AI, autonomous driving, 5G communications, industrial IoT, and data centers.
The article examines the rapid growth of data‑center workloads, explains why heterogeneous accelerators such as CPUs, GPUs, FPGAs and ASICs are needed, outlines evaluation standards, compares their compute performance and power efficiency, and discusses practical deployment cases and future trends.
This article provides a comprehensive overview of ASIC chips, detailing their definition, material composition, classification by customization level and function, key advantages and disadvantages, and notable product examples across AI, security, and consumer electronics domains.
This article provides a comprehensive overview of FPGA technology, covering its definition, evolution, major manufacturers, internal architecture, development workflow, usage scenarios, and challenges, illustrating its role in fields such as data centers, AI, and telecommunications.
This article provides a comprehensive overview of the AI chip ecosystem, covering the evolution of GPU, FPGA, ASIC and neuromorphic chips, their performance trade‑offs, key industry players, and the rapid growth of China’s domestic chip manufacturers in the context of deep‑learning demands.
The article provides a comprehensive overview of SmartNICs, describing their three main architectures—multicore ASIC, FPGA‑based, and FPGA‑enhanced—detailing performance benefits, design trade‑offs, and example feature extensions for modern data‑center networking workloads.
The article explains how SmartNICs—available as multi‑core ASIC, FPGA‑based, or FPGA‑enhanced designs—offload networking, storage, and compute tasks from CPUs, improve bandwidth and power efficiency, and outlines their architectural forms, development methods, and example feature extensions for modern data‑center environments.